Isn't he talking about RAM access timing?
For example, a 68030 at 50MHz uses more than 1 cycle to read/write to RAM. Maybe it's 2 cycles, I don't know from my head.